Abstract-Dual-slope converters use time to perform analog-todigital conversion but require 2 +1 clock cycles to achieve bits of precision. We describe a novel current-mode algorithm that also uses time to perform analog-to-digital conversion but requires 5 clock cycles to achieve bits of precision via a successive subranging technique. The algorithm requires one asynchronous comparator, two capacitors, one current source, and a state machine. Amplification of two is achieved without the use of an explicit amplifier by simply doing things twice in time. The use of alternating voltage-to-time and time-to-voltage conversions provides natural error cancellation of comparator offset and delay, 1 noise, and switching charge-injection. The use of few components and an efficient mechanism for amplification and error cancellation allow for energy-efficient operation: in a 0.35-m implementation, we were able to achieve 12 bit of DNL limited precision or 11 bit of thermal noise-limited precision at a sampling frequency of 31.25 kHz with 75 W of total analog and digital power consumption. These numbers yield a thermal noise-limited energy efficiency of 1.17 pJ per quantization level, making it one of the most energy-efficient converters to date in the 10-12 bit precision range.
I. INTRODUCTION
T HE ever-growing demand for ultralow-power systems has pushed the world of analog integrated circuit design to its limits. The world of analog-to-digital converters (ADCs) is no exception. Oversampling converters are constantly benefiting from the smaller feature sizes of new fabrication processes, and, as a result, they are becoming more energy efficient. Unfortunately, the same cannot be said for Nyquist-rate converters. Energy efficiency has improved somewhat slowly over the past decade as they have benefited from better processes as well [1] . However, better energy efficiency requires a more tailored design. When it comes to time-based converters such as dual-slope converters, there have only been incremental improvements to the algorithm. We introduce a novel approach to time-based converters where efficiency is improved exponentially.
In most Nyquist-rate converters (including dual-slope converters), the ultimate precision and efficiency rely on the analog comparator and/or amplifier. For example, in successive approximation converters, the first gain stage has to be as precise as the ultimate precision in terms of both gain and offset [2] . Our converter is a current-mode ADC that functions like a successive subranging or pipelined converter. However, unlike other known ADCs, this converter uses time as an intermediate signal variable for the gain and subtraction routines. In addition, the converter naturally alleviates potential errors due to charge injection, comparator delays and offsets through a unique algorithm that utilizes a single comparator and reference current. It allows one to build an amplifying ADC without an explicit amplifier, thus saving power.
Our ADC consists of two matched capacitors, a reference current, a single comparator with finite pulse width control, a simple state-machine, and one-bit counters, where is the total bit count of the converter. A block diagram of the converter is shown in Fig. 1 . Only the two integrating capacitors need to match to within the least-significant-bit (LSB) precision. This matching can be achieved or improved by calibration [3] . Since only a single comparator and one reference current source are used for the entire conversion process, the ADC consumes minimal power. A good fraction of the analog and digital power consumption scale with technology.
The paper is organized as follows. Section II describes the algorithm and some of its unique features. Section III describes the error-cancellation properties of the algorithm. Section IV illustrates some of the performance limitations of our converter, including a detailed thermal noise analysis. Section V presents experimental results from a VLSI implementation. Section VI discusses future work, and Section VII concludes the paper.
II. THE ALGORITHM
The algorithm consists of two distinct stages. During the first stage, we calculate the first two most significant bits (MSBs) in a method identical to a dual-slope converter. During the second stage, we iteratively calculate the remaining bits by performing a subtraction-and-amplification process for each extra bit in a manner similar to that of a successive subranging converter, but using time as the signal variable. Fig. 2 shows both stages of the conversion process. On the first clock cycle, an input current charges a capacitor to create a voltage. Then, a reference current charges another capacitor until it reaches the same voltage. By counting the number of clock edges within the latter charging period, we calculate the MSB corresponding to the ratio as in a dual-slope converter. In our converter, this is at most four clock cycles since is required to be less than for maximum efficiency in the conversion process. At the end of the first stage of conversion, a residual time, denoted clock cycles in the figure, encodes the remaining bits of . These bits are quantized Using the control signals from the state-machine, the analog switch network routes the currents to the appropriate capacitors and the capacitors to the appropriate input terminals of the comparator. Also note that the comparator includes a finite pulse-width output mechanism. in the second iterative stage of the conversion process described in the next paragraph. In this example, is positive such that the overall residue is greater than a half clock cycle. We first convert the residual time, , into a residual voltage. Then we charge another capacitor until it reaches this residual voltage and repeat the process again such that the residual time before the clock edge, , is doubled to after the clock edge. In essence, we amplify the residual time by two by doing things twice in time. The "1" in ' ' provides quantization information revealing that the previous residue was indeed greater than a half clock cycle such that a clock edge is seen during the amplification, and the is automatically encoded as a residue referenced to this clock edge for the next stage of the conversion. Thus, subtraction of intermediate quantized bits is automatic in the algorithm because they manifest as an integer number of clock edges (or not), and amplified residues are always encoded with respect to the last seen edge.
The amplification, quantization, and subtraction of the residues are iteratively repeated to obtain successive bits: The residue is converted to a residue by converting the time from the end of amplification in Fig. 2 to the next clock edge into a voltage. We can then recursively repeat the overall process to get successive conversion bits. The overall scheme ensures correct treatment of all residues whether quantization edges occur or do not occur during amplification. However, it causes alternating sign changes in the residues, which are easily digitally corrected in the quantization bits.
We now expand the previous intuitive discussion into a more detailed description of the algorithm: Section II-A describes how we quantize the first two MSBs. Section II-B discusses the recursive processes performed during the subranging process. Sections II-C and II-D explain the converter's unique binary output code and some minor modifications to our algorithm. For future reference, all clock edges refer to positive clock edges. Fig. 3 . Visual representation of signal variables in the algorithm. These waveforms represent the voltages on the two integrating capacitors, C , and C . For now, we are assuming that the comparator has zero offset and delay, i.e., the output is triggered as soon as the two voltages are exactly equal. In addition, we are ignoring any switching charge injection. We also illustrate the timing variables T ; T , and T .
A. MSB Phase (Standard Dual-Slope Phase) Fig. 3 shows that, during the first phase of the converter, the input current charges a capacitor for one clock period . Note that, since the input current is integrated only during the first clock period, the MSB phase can behave like a sample-and-hold phase. During the next clock period, we charge another capacitor of equal value,
, with a reference current until the voltages on the two capacitors are equal. The latter comparison can be achieved by using a simple asynchronous comparator. Let us define as the time required to charge up to the voltage on . In a manner similar to that of a dual-slope converter, we obtain the ratio of to if we quantize the ratio of to [2] . Specifically
If we use a two-bit counter to count the number of clock edges during , we can quantize the input current to within two bits of the reference current assuming that is less than . This limitation is needed to maintain the linear relationship between conversion time and precision. At the end of , we define a residual time as the time remaining beyond the last clock edge, as illustrated in Fig. 3 . Note that this temporal residue is analogous to the residual voltage in a successive subranging converter. If we can quantize this residual time to within bits of precision, it follows that we have successfully quantized the input current to within bits of the reference current.
B. Quantizing the Residue (Novel Successive Subranging Phase)
Once we have obtained the first two bits, we need a method for subtracting the quantized signal from in order to operate on the residual time,
. Furthermore, we need a method for amplifying such that we can quantize this residue to within one bit.
1) Subtraction Routine: In Fig. 3 , is the result of subtracting the quantized signal from . Subtraction of intermediate quantization results is automatic in the algorithm if we ignore the integer number of quantization clock edges that have already passed (or not) and always reference our residual time signal to the next neighboring clock edge: let us define as the time from the end of up to the next clock edge. Then (2) Quantizing is then equivalent to quantizing : quantizing and are equivalent as long as we can digitally compensate for referencing with respect to 1 rather than with respect to 0. We show how this is easily done in Section II-C. Thus, by taking advantage of the precision of a low phase-noise clock with jitter less than and always referencing the current residue to the next clock edge, we can operate on in each stage of the conversion process.
2) Amplification: Time-to-Voltage and Voltage-to-Time:
At the end of the MSB phase, the comparator's output goes high. This event signals a state-machine to reset both capacitors and to zero and to rearrange the analog circuitry such that is now redirected to charge . We can convert into a voltage by integrating with from the end of up to the next clock edge. Then, the voltage on is
We define as our time-to-voltage conversion gain, and the conversion of to as our time-to-voltage conversion.
At this time, we switch over to charge until the voltage on is equal to the voltage in (3). The latter comparison can be achieved by using the same comparator used during the MSB phase. We define this process of reconverting to a time as our voltage-to-time conversion. As soon as the two voltages are equal, the voltage on capacitor is reset to zero, and we repeat the same charge integration on . At the end of this comparison, we have successfully amplified by two. By counting the number of clock edges seen within , we can quantize to within one bit of . After we quantize , we need to subtract this quantized value from to produce a new residue for successive conversions. To do so, we repeat our "subtraction" routine by encoding the time from the end of to the next clock edge as the new residue.
At the end of the amplification stage, we reset both capacitors to zero, and the state-machine reconfigures the analog circuitry such that is now set to charge . The elements are now in place to repeat the previous subtraction and amplification processes except that we are now doing time-to-voltage conversions on and voltage-to-time conversions using . Each successive subtraction-and-amplification process recursively yields one more bit in our converter.
C. Positive and Negative Index Counting
The subtraction routine forces us to quantize as opposed to the actual residue . As a result, each successive quantization stage weighs differently on the overall digital equivalent output. Specifically, if we define as the th bit, then the quantized representation of with respect to is
The first two bits and are simply the MSB and LSB outputs, respectively, of the two-bit counter during the MSB phase. However, unlike a traditional binary weighted summation, each successive bit during subranging either adds or subtracts from the output. For example, the first subtraction-and-amplification stage of the subranging process amplifies and quantizes as opposed to . Therefore, the more clock edges we see during , the smaller is. Thus, we define this stage as a negative-index stage. The next stage of the subranging process operates on the negative of the negative residue. We label this stage as a positive-index stage. The negative-index and positive-index stages alternate throughout the successive subranging process.
Hardware implementation of negative and positive indexing to create a traditional binary code is straightforward: Following the MSB phase, the one-bit counter in each negative-index stage inverts its bit, while the one-bit counter in each positive-index stage keeps its bit intact.
D. Algorithm
A practical limitation to our algorithm is the possibility of an infinitesimally small residue in . Then our time-to-voltage conversion would produce an infinitesimally small voltage to operate on. This is a problem inherent to many time-to-digital converter (TDC) designs [4] , [5] . Therefore, in a manner similar to other TDCs, we instituted a algorithm where we guarantee a minimum voltage in our time-to-voltage process by always integrating for an extra clock period. For example, instead of integrating for , we integrate for an extra clock cycle such that the time-converted voltage reflects . We can then guarantee that the voltage that results from time-tovoltage conversion will be at least , where
We can digitally subtract the two extra clock cycles generated during amplification with minimal overhead in our counter. We can also view this modification as a common-mode voltage offset such that we are always operating above zero volts. . Error-cancellation principle: whatever elements "add" error to our signal during time-to-voltage conversion also "subtract" the same error from our signal during voltage-to-time conversion.
E. State-Machine
A state-machine controls the charging and discharging of capacitors and coordinates the overall operation of the converter. We implemented the state-machine using simple edge-triggered flip-flops. State transitions may be triggered by clock or comparator edges depending on the state. Due to the recursive nature of the algorithm, we were able to implement a nine-state controller with six recursive states, as illustrated in Fig. 4 . comparator delay is a function of the input charging rate, T is constant in any stage of the conversion and we may ignore effects cause by its variation since we always use the same charging rate of I =C .
III. ERROR-CANCELLATION PROPERTIES
So far, we have ignored the effects of comparator offset and delay and switching charge injection. We will address each of these issues and introduce techniques that minimize these effects on the performance of our converter.
A. Basics of Error Cancellation
The main idea behind our error cancellation technique is simple: whatever elements "add" error to our signal during time-to-voltage conversion also "subtract" the same error from our signal during voltage-to-time conversion. Fig. 5 provides an illustration of this basic principle, and Sections III-B and III-C provide further details.
B. Comparator Delay and Offset
Up to this point, we have assumed that the comparator has zero delay and offset, i.e., that the comparator output goes high as soon as the two voltages on the two capacitors are exactly equal. Since we are dealing with time as an intermediate signal variable, a voltage offset in our comparator can simply be translated into a comparator delay. Therefore, our discussion below for minimizing the effects of comparator delay can also be applied to minimizing the effects of comparator offset.
At the end of the MSB phase, the comparator requires a finite amount of time to signal that the voltages on and are equal. As a result, will be larger than its ideal value, which translates into a smaller through (2) . Naturally, the voltage on , as defined in (3), will be smaller. When charges up to the smaller voltage on , the comparator again takes a finite amount of time before it signals that the two voltages are equal. Assuming that the comparator delay does not change, we have successfully cancelled out the first comparator delay. When we integrate again with for our amplification, we reintroduce the comparator delay. Reintroduction of the delay is required for the successive stage errors to cancel, and the process starts anew. Fig. 6 provides an illustration of comparator delay cancellation.
C. Switching Charge Injection
There exist two instances where switching charge injection could potentially affect the converter. First, each capacitor requires a switch to reset its charge to zero. This charge injection, however, can be seen as a simple dc offset on the capacitor's "zero" value. Second, each time a current source switches away from a capacitor, it introduces a finite amount of charge onto the capacitor that varies with the voltage drop across that switch [6] . However, as we show below, the effects of this charge injection are minimized in a manner similar to that of the comparator delay. Fig. 7 provides a graphical illustration of this error cancellation.
During the MSB phase, when stops charging , charge injection increases the voltage on such that is larger than its ideal value. Consequently, is smaller and charges for a slightly shorter time, producing a smaller voltage. However, when stops charging and switches over to charge , a similar amount of charge is dumped onto such that the time-converted voltage on is closer to its ideal value. If charge injection was constant, this cancellation would be perfect. Since the voltages at which the MOSFET's switch vary from stage to stage, the amount of charge dumped onto the capacitors varies as well and the cancellation is imperfect. Nevertheless, we can show that for a reasonably large charging rate, clock frequency, and minimum-size devices, the effects of charge-injection on the overall precision of our converter is beyond 14 bits. Since we are thermal noise-limited to 12 bit at our low levels of power (discussed later), charge-injection errors may be ignored.
IV. PERFORMANCE LIMITATIONS AND METRICS

A. Temporal Jitter Versus Voltage Noise
Since we use time as our primary signal variable, it is best to look at noise in neither the voltage nor current domain, but in the time domain. In traditional voltage-mode designs, we can determine our signal-to-noise ratio (SNR) by comparing a full-scale voltage to some voltage noise. In our case, we compare our full-scale signal to the temporal jitter induced by a voltage noise. For instance, at the end of the MSB phase, the comparator's output will jitter, causing to vary by some amount. Voltage and current noise from several different components in our system contribute to this jitter, and we can quantify that contribution by examining how voltage noise translates to temporal jitter in our system. In the case Fig. 7 . Illustration of charge-injection cancellation. The change in the capacitor voltage, 1V , is the net charge injection from switching a charging current source away from the threshold capacitor. The block labeled T is the net change in time as a result of the charge injection. Note that this time is a function of the charging rate, I =C . Since this charging rate remains constant throughout the process, we can ignore slope-dependent variations. T is defined as T 0T .
of the comparator's preamplifier, we calculate the equivalent temporal jitter by dividing the input-referred voltage noise by its respective input-voltage ramp. This method also applies to the calculation of the integration noise. However, due to the nonlinear nature of the gain/latch stage, we need to employ a slightly different noise calculation method. The total output voltage noise of the gain/latch stage is superimposed on its slew-limited output-voltage ramp. By dividing the total output-voltage noise by the output-voltage ramp's slope, we obtain an equivalent temporal jitter.
B. Thermal Noise Sources
Several sources of noise contribute to the overall limitation on our precision. We will primarily focus on the following dominant noise sources: The comparator's preamplifier noise, the comparator's latch noise, and the white noise due to current integration. For the following discussion, we model the MOSFET's current noise as (6) where is Boltzmann's constant, is absolute temperature, is the transconductance of the MOSFET, is the bandwidth, and for above-threshold operation and for subthreshold operation. The noise in our transistors contributes negligibly to our design because, like comparator delay and offset, it behaves like a nearly constant offset voltage across successive clock cycles and is cancelled.
1) Preamplifier:
The first stage of the comparator is a resistively loaded differential pair that provides low-gain and kickback isolation for the input from the second stage of the comparator, a gain/latch stage. Fig. 8(a) and (b) shows the two stages of the comparator. Using (6), we can calculate that the total input-referred noise for the preamplifier is (7) assuming that is much smaller than the output resistance of the input PMOS transistor. The factors of and arise from integrating noise per unit bandwidth over a single-pole low-pass bandwidth of . The factor of 2 comes from the fact that both halves of the pre-amplifier are active during the comparison and therefore contributes input-referred noise to both the negative and positive inputs. The 5/3 coefficient arises from the geometric sum of the diminishing contribution of successive stages to the overall precision of the converter (see Appendix A). We can obtain the equivalent temporal jitter's energy, , by dividing (7) with the input slope squared, as shown in the following equation: (8) 2) Gain/Latch Stage: The gain/latch stage consists of a nine-transistor, wide-output-swing operational transconductance amplifier (OTA) with a positive feedback latch, as shown in Fig. 8(b) . As the output node increases above the threshold voltage of , this NMOS briefly pushes a large, increasing current into via the current mirror formed by and . The total output voltage noise can be shown to be (9) where only one-half of the OTA is contributing noise in the operating region of interest. Specifically, when the output is slewlimited, transistors , and , which have significant currents flowing through them, contribute noise to the output. and function as cascode transistors, selfshunt most of their current source noise, and contribute negligibly to the overall output noise:
, which functions as a switch, also contributes negligible noise. The coefficient is required to reflect the contributions of the successive conversion stages as previously discussed. In order to obtain the temporal jitter's energy, we divide (9) by the latch's output slew rate squared, as shown in the following equation:
(10) 
3) Integration Noise:
The final source of noise in our converter is due to the thermal noise in the integration currents. Given an upper bound on our full-scale voltage, we can collect only a certain amount of electrons, regardless of capacitor size since we are integrating our input current for a finite amount of time. Note that integrating a current for a fixed amount of time is analogous to filtering with a sinc filter in the frequency domain [2] . Therefore, for a fixed integration time of , we can approximate the bandwidth by . Using our latter bandwidth estimate and our current noise model in (6), we can show that the total voltage noise squared due to the above-threshold integrating currents is (11) Accordingly, the temporal jitter's energy is defined as (11) divided by the square of the integration rate, or, more specifically, (12) The detailed derivations of (11) and (12) are shown in Appendix A.
4) Total Noise:
In order to calculate the overall precision of the converter as defined by the noise of the preamplifier, gain/latch stage, and the integrating currents, we sum the energy of all the temporal noises and compare it to the energy of the full-scale signal . We define the total number of quantization levels squared as (13) The absolute and relative noise contribution from each source is summarized in Table I . For the integration noise, we evaluated the worst-case scenario where the input current is at its full-scale value of . The band-limiting capacitance in the preamplifier, , is dominated by the poly resistor's parasitic capacitance to substrate, which we calculated to be approximately 40 fF. Fig. 9 shows our model's prediction on SNR upper bounds set by each noise source for various current levels. For A and A, the preamplifier's noise dominates all other noise sources for almost all values of .
C. Figure of Merit
Three figures are often used to measure the performance of an ADC: speed , precision ( bits), and power consumption . Since these characteristics can vary widely among converters, it is often useful to use a performance metric that incorporates all three of these factors. The following equation, which is also referred to as the figure of merit (FOM), is widely accepted as a performance metric for thermal noise-limited converters [7] :
A figure closely related to the FOM is the energy consumption per quantization level as follows:
V. EXPERIMENTAL RESULTS
We fabricated our converter in the MOSIS 0.35-m TSMC mixed-signal process. We explored different integrating capac- Fig. 9 . Theoretical model's prediction of ADC's SNR versus relative current level. We swept I for the integration noise, I for the preamplifier's noise, and I for the gain/latch noise and calculated its respective SNR limitation.
For I = 10 A (83.3 dB) and I = 2 A (73.1 dB), the pre-amplifier's noise dominates the total noise in our converter for almost all I levels. itor sizes as well as different comparator and state-machine topologies. The converter that proved to be the optimal configuration consumes approximately 0.45 mm and is shown in Fig. 10 . The design was not optimized for area, but improvements to layout of the digital circuitry and capacitors can potentially cut the area in half. The optimal configuration included the modification. The overall experimental results are summarized in Table II. For our static measurements, the input was swept from 1 to 40 A with the reference current held at 10 A. The limited dynamic range can be attributed to an intentional offset current of 1 A in the input stage. Fig. 11 shows the integral nonlinearity (INL) and differential nonlinearity (DNL) with respect to 12 bits. For our dynamic measurements, we used 4000 samples of a 1 kHz sinusoidal input sampled at 31.25 kHz to perform a fast Fourier transform (FFT). The resulting power spectral density (PSD), which is shown in Fig. 12 , shows an SNR of approximately 68 dB. These experimental results yield an efficiency of 1.17 pJ per quantization level. The second harmonic limited our spurious-free dynamic range to 63 dB due to dynamic limitations of the off-chip V-to-I converter used in our implementation. For future iterations, we plan on implementing a wide-linear-range transconductance amplifier as our -con- we can calculate the effective number of bits (ENOB) to be approximately 11 bits. In order to experimentally validate our noise models, we varied both the preamplifier's bias current and the gain/latch stage's bias current and measured the SNR for a full-scale input current. Both Figs. 13 and 14 show that our noise model correctly predicts the relationship between the converter's SNR and the two bias currents over almost two orders of magnitude. The SNR measurements in Fig. 14 flatten out due to the noise floor set by the preamplifier.
A comparison summary of previously published ADCs is presented in Table III . Architectures include algorithmic [9] , [10] and successive-approximation converters [11] , [12] where the overall precision and speed are similar. Our converter's is at least an order of magnitude smaller than all of the listed converters except [12] . Regardless, there exist several aspects of our converter that require optimizations that can significantly improve our overall efficiency. These optimizations will be discussed in the following section. There are several natural directions for future work. First, our design requires several optimizations that can improve the overall efficiency of our converter. For example, we can improve the conversion time from to if we eliminate the modification to our algorithm. Possible solutions include introducing intentional offsets in the comparator to set an artificial limit on the minimum residual time during the voltage-totime conversions. In addition, we can optimize the design of the preamplifier in order to reduce its thermal noise floor and its effect on the overall precision of our converter. Furthermore, we can implement fully customized digital control logic that operates on lower voltages to reduce the power consumption of the state-machine and registers. Also, we previously assumed that the comparator delay remained constant, but in fact, it varies slightly as a function of the voltage at which the comparator is triggered. The discontinuities in the INL plot in Fig. 11 are consequences of this relationship.
Second, we can show that we can interleave up to converters to increase our sampling frequency by with minimal overhead since our converter has an inherent sample-and-hold. For example, after we integrate the input current for one clock period, we can redirect the input from the first converter to the second converter during the second clock period. We can propagate the input current from the first converter up to the th converter until the first converter has finished its computation at time . Finally, an important aspect of our time-based converter is that we can digitize asynchronous time intervals with respect to a clock period. In other words, it is rather straightforward to implement our algorithm as an asynchronous TDC. Compared to prior TDCs, our implementation uses a scheme that scales with bit precision like instead of [13] , [14] .
VII. CONCLUSION
We presented a novel algorithm for a time-based Nyquistrate converter whose conversion time scales linearly with precision unlike traditional time-based dual-slope converters whose conversion time scales exponentially with precision [15] . We demonstrated that the algorithm naturally alleviates errors due to charge injection, noise, comparator delay and offset. Power consumption is minimized since amplification is achieved by Comparator noise x is added to our system after each gain stage. Since we use the comparator once during the MSB phase and twice during the successive stages, x is weighted appropriately.
doing things twice in time rather than through the use of an explicit amplifier. Experimental results from a VLSI chip implementation yield an energy efficiency that is one of the lowest seen for Nyquist-rate converters. Our noise analysis demonstrates that our implementation is near the fundamental limit imposed by thermal noise. Future improvements in the algorithm, implementation, and technology could provide an even lower limit on the energy consumption per quantization level.
APPENDIX A
A. Diminishing Contribution of Noise From the Comparator
Let us define to be the total output noise of the comparator. In a manner similar to a successive subranging converter, comparator noise is added before each gain stage in the cascaded set of amplifiers, as shown in Fig. 15 . The noise in each successive subranging phase is added twice while it is added only once in the MSB phase: this is due to the fact that the MSB phase utilizes the comparator only once whereas the successive stages utilize the comparator twice. In order to calculate the total input-referred noise of the converter, we divide the noise at each point by the total gain up to that point. Since the gain of each successive stage is fixed at 2, the total input-referred noise (squared) of the converter can be shown to be (17) which is bounded by (18) as approaches .
B. Integration Noise Derivation
Using our current noise model in (6), we can define the voltage noise due to white noise in an above-threshold integrating current as (19) Since each current integration process is statistically independent, the total voltage noise variance due to the current integration in the MSB phase is . The integration time for the input current is fixed at such that the bandwidth is approximately . The integration time for the reference current is a function of the input and is defined as , and the bandwidth is accordingly . Therefore, the total voltage noise variance at the end of the MSB phase is (20) where is the transconductance of the input current source transistor and is the transconductance of the reference current source transistor. Since is a function of from (1), we can rewrite (20) as (21) During each successive stage, we integrate the reference current three times. Hence, the total voltage noise variance is , where is defined as
for some residual time . For simplicity, we can approximate that will on average be if we always use the algorithm for converting voltage to time. Then (22) reduces to (23) As we showed in Appendix A-A, the noise after a successive stage needs to be divided by the total gain up to that stage in order to calculate the input-referred noise. Therefore, the total input-referred voltage noise from the successive stages is (24) which is bounded by (25) as approaches . Thus, we compute that the total input-referred voltage noise variance due to the successive stages is simply bounded by (23).
Therefore, the total voltage noise due to all integration cycles, , is defined as
Each voltage noise source translates to temporal noise by the "gain" of the integration rate, . Therefore, the total temporal noise due to all integration cycles is divided by the integration rate squared. Specifically (27) If the input current is at the full-scale value of then , and the upper bound on (27) is (28) assuming that all MOSFETs in the integration current path are operating above threshold.
